12 Example 14.11

Enhanced Logic Gate Waveform Simulator

Enhanced Logic Gate Waveform Simulator

OR Gate Symbol: A + B = Y

Truth Table

A B Y
0 0 0
0 1 1
1 0 1
1 1 1

Current Time Point Analysis

Select a time point or click "Step Through" to see detailed analysis.

Leave a Comment

Scroll to Top